
46
TS8xCx2X2
4184I–8051–02/08
External Data Memory Read
Cycle
Figure 20. External Data Memory Read Cycle
Serial Port Timing - Shift
Register Mode
Table 32. Symbol Description
Table 33. AC Parameters for a Fix Clock
ALE
PSEN
RD
PORT 0
PORT 2
A0-A7
DATA IN
ADDRESS
OR SFR-P2
TAVWL
TLLWL
TRLAZ
ADDRESS A8-A15 OR SFR P2
TRHDZ
TWHLH
TRLRH
TLLDV
TRHDX
TAVDV
TLLAX
TRLDV
Symbol
Parameter
TXLXL
Serial port clock cycle time
TQVHX
Output data set-up to clock rising edge
TXHQX
Output data hold after clock rising edge
TXHDX
Input data hold after clock rising edge
TXHDV
Clock rising edge to input data valid
Speed
-M
40 MHz
-V
X2 mode
30 MHz
60 MHz
equiv.
-V
standard
mode 40
MHz
-L
X2 mode
20 MHz
40 MHz
equiv.
-L
standard
mode
30 MHz
Units
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
TXLXL
300
200
300
400
ns
TQVHX
200
117
200
283
ns
TXHQX
30
13
30
47
ns
TXHDX
0
ns
TXHDV
117
34
117
200
ns